- Global and rolling shutter timing, row and column sequencing, multi-mode operation
- Exposure, gain and windowing control; test patterns; SPI or I²C register access with SystemRDL maps
- Cycle-exact timing definitions the analog and layout teams can review, kept as the single source for RTL and documentation
Digital design and verification for image sensors, ASICs and FPGAs.
Image sensor and ROIC controllers, video bridges, FPGA design and verification, and the low-noise analog and camera hardware around them.
What we do
FPGA & ASIC digital design
- Sensor-to-processor and camera-to-display bridges, usually on small FPGAs
- Multi-sensor aggregation, virtual channels, pixel-format and bit-depth conversion, frame-rate adaptation
- Physical-layer timing, constraints and bring-up on the target link
- SystemVerilog and Verilog RTL for AMD, Intel and Lattice devices
- Reference models and bit-exact regressions under Verilator or commercial simulators
- Debug, timing closure and bring-up on the target hardware; reviews of existing designs
- Streaming architectures with a stated latency and no more buffering than the function needs
- Correction and calibration pipelines for infrared and CMOS imagers
- On-screen display and menu overlays generated as verified RTL with OSD Design Studio
- Power sequencing and low-noise regulation for sensors and ROICs
- ADC and clock distribution, grounding and stack-up for imaging boards
- Bring-up with measurements that tie back to the sensor specification
- Sensor, processing and interface boards; flex, connector and mechanical interface planning
- Power and thermal budgets, interface control documents between sensor, FPGA, processor and display
- Design packages with requirements, pinouts, sequencing and test plans
Tools
Built for problems that kept coming back, client after client. Each tool solves one of them once, exactly.
OSD Design Studio
v1.0.0An on-screen display (OSD) design tool for FPGA and ASIC video pipelines: draw the overlay, try the menu live, and export it as verified Verilog.
About OSD Design StudioConsultancy and design services
From a design review or a few days of expert advice to a complete block, board or verification package delivered and handed over. The usual first step is a one-hour call about the problem, followed by a short written proposal with scope, deliverables and a schedule.
hello@linebuffer.com